Calendar of Events

Event List Calendar
iCal Import

September 15, 2014

Call for Nominations: MICRO Test of Time Award 2014

Submitted by Onur Mutlu
http://www.microarch.org/
MICRO Test of Time Award — Call for Nominations (deadline: September 15, 2014)

PDF link: http://www.microarch.org/micro-tot-2014-cfp.pdf
Eligible papers: http://www.ece.cmu.edu/~safari/micro-tot-2014-paper-list.html

The Micro Test-of-Time (ToT) Award Committee is soliciting nominations
for the first Micro ToT Award to be given at the International
Symposium on Microarchitecture in December 2014, to be held in
Cambridge, United Kingdom. This is a new award that is established to
recognize the most influential papers published in past Micro
conferences that have had significant impact in the field.

For this special first year when the award is to be given the first
time (2014), the award will recognize at most ten papers that were
published at Micro conferences held between 1968-1992 (1968 and 1992
inclusive). After this “bootstrapping” year, at steady state, the
award will recognize an influential Micro paper whose influence is
still felt 18-22 years after its initial publication. In other words,
in each future year N (where N >= 2015), the award will be given to
one paper that was published at Micro conferences in any of the years
N-22, N-21, N-20, N-19, or N-18. Paper nominations will not carry over.
That is, a paper nominated in 2015 (e.g.) will not be carried-over
for nomination in 2016 or later — it must be renominated while
eligible.

We invite anyone to submit a nomination by the deadline of September 15,
2014. Only papers published at the Micro conferences held between
1968-1992 (1968 and 1992 inclusive) will be considered for this year’s
award. Please submit your nomination to
micro-tot-award-nominations@googlegroups.com. The following describes
the nomination criteria, how to submit a nomination and the selection
process.

Which papers are eligible for the 2014 Micro ToT (Test of Time) Award?
=============
Only papers published at Micro conferences that happened between
1968-1992 (1968 and 1992 inclusive).

An almost-complete list of eligible papers is at:

http://www.ece.cmu.edu/~safari/micro-tot-2014-paper-list.html

Who can nominate a paper?
=============
Anyone can nominate a paper except for the author or co-author of the
nominated paper.

Is there a limit on the number of papers one person can nominate?
=============
Yes. One can nominate up to 5 papers from all eligible papers. These
five papers can be published at any eligible year.

When is the last day to submit a nomination?
=============
Nominations must be received by September 15, 2014.

How should a nomination be submitted?
=============
Nominations must be submitted via email to
micro-tot-award-nominations@googlegroups.com.

What should be included in the nomination email?
=============
All of the following must be included in the nomination email. Only
one paper can be nominated in a single email.

1. The title of the nominated paper
2. The author list of the nominated paper
3. Which Micro the nominated paper appeared in? (It must be a Micro in
between 1968-1992, inclusive)
4. A 100-word (maximum) nomination statement, describing why the paper
deserves the Test-of-Time Award
5. The name of the nominator
6. The title of the nominator
7. The affiliation(s) of the nominator
8. The relationship of the nominator to the authors (please describe
any relationship in any way)

Selection process
=============
Micro ToT Award committee will evaluate all submitted nominations to
select at most ten papers for the 2014 Micro ToT (Test of Time) Award.
The committee will produce an award citation for each selected paper.
A strict conflict of interest policy will be followed. If a ToT Award
Committee Member has a conflict of interest with a paper that is
nominated, the member will recuse himself/herself from the discussion
process and a substitute is placed in.

Who are the current Micro ToT Award committee members?
=============
Rich Belgard, Chair
Pradip Bose
Bill Mangione-Smith
Onur Mutlu
Uri Weiser

When will the award be announced and given?
=============
The award will be presented to the authors of the selected paper(s) at
the Awards Ceremony during the International Symposium on
Microarchitecture in December 2014, to be held in Cambridge, United
Kingdom. The Awards Ceremony will be a dedicated half-hour.
Awardees are not expected to make a presentation.

What does the award consist of?
=============
An award certificate and peer recognition.

Start: September 15, 2014
End: September 15, 2014

October 21, 2014

Call for Papers: Dynamic Languages Symposium

Submitted by Edd Barrett
http://www.dynamic-languages-symposium.org/dls-14/
Dynamic Languages Symposium 2014
October 21, 2014

Co-located with SPLASH 2014, Portland, OR, USA

The 10th Dynamic Languages Symposium (DLS) at SPLASH 2014 is the premier
forum for researchers and practitioners to share knowledge and research on
dynamic languages, their implementation, and applications. The influence of
dynamic languages — from Lisp to Smalltalk to Python to Javascript — on
real-world practice, and research, continues to grow.

DLS 2014 invites high quality papers reporting original research, innovative
contributions, or experience related to dynamic languages, their
implementation, and applications. Accepted papers will be published in the
ACM Digital Library, and freely available for 2 weeks before and after the
event itself. Areas of interest include but are not limited to:

* Innovative language features and implementation techniques
* Development and platform support, tools
* Interesting applications
* Domain-oriented programming
* Very late binding, dynamic composition, and run-time adaptation
* Reflection and meta-programming
* Software evolution
* Language symbiosis and multi-paradigm languages
* Dynamic optimization
* Hardware support
* Experience reports and case studies
* Educational approaches and perspectives
* Semantics of dynamic languages

Submissions

Submissions should not have been published previously nor be under review at
other events. Research papers should describe work that advances the current
state of the art. Experience papers should be of broad interest and should
describe insights gained from substantive practical applications. The program
committee will evaluate each contributed paper based on its relevance,
significance, clarity, length, and originality.

Papers are to be submitted electronically at
http://www.easychair.org/conferences?conf=dls14 in PDF format. Submissions
must be in the ACM format (see http://www.sigplan.org/authorInformation.htm)
and not exceed 12 pages. Authors are reminded that brevity is a virtue.

DLS 2014 will run a two-phase reviewing process to help authors make their
final papers the best that they can be. After the first round of reviews,
papers will be rejected, conditionally accepted, or unconditionally accepted.
Conditionally accepted papers will be given a list of issues raised by
reviewers. Authors will then submit a revised version of the paper with a
cover letter explaining how they have / why they have not addressed these
issues. The reviewers will then consider the cover letter and revised paper
and recommend final acceptance / rejection.

Important dates

Submissions: June 8 2014 (FIRM DEADLINE)
First phase notification: July 14 2014
Revisions due: August 4 2014
Final notification: August 11 2014
Camera ready: August 15 2014
DLS: October 21 2014

Programme chair

Laurence Tratt, King’s College London, UK
e-mail: dls14@easychair.org

Publicity chair

Edd Barrett, King’s College London, UK

Programme committee

Gilad Bracha, Google, US
Jonathan Edwards, MIT, US
Robert Hirschfeld, Hasso-Plattner-Institut Potsdam, DE
Roberto Ierusalimschy, PUC-Rio, BR
Sergio Maffeis, Imperial College London, UK
Stefan Marr, INRIA, FR
Oscar Nierstrasz, University of Bern, CH
James Noble, Victoria University of Wellington, NZ
Shriram Krishnamurthi, Brown University, US
Chris Seaton, University of Manchester, UK
Nikolai Tillmann, Microsoft Research, US
Sam Tobin-Hochstadt, Indiana University, US
Jan Vitek, Purdue University, US
Christian Wimmer, Oracle Labs, US
Peng Wu, IBM Research, US

Start: October 21, 2014
End: October 21, 2014
Venue: Portland, OR, USA

October 26, 2014

Call for Papers: IEEE International Symposium on Workload Characterization

Submitted by Jian Li
http://www.iiswc.org/iiswc2014/index.html
IISWC-2014
October 26 (Sun) – 28 (Tue), 2014
Raleigh, North Carolina, USA

CALL FOR PAPERS 

Important Dates

Abstracts Submission : April 18, 2014   
Paper Submission : April 25, 2014   
Acceptance Notification : June 17, 2014 

This symposium is dedicated to the understanding and characterization of
workloads that run on all types of computing systems. New applications and
programming paradigms continue to emerge rapidly as the diversity and
performance of computers increase. On one hand, improvements in computing
technology are usually based on a solid understanding and analysis of existing
workloads. On the other hand, computing workloads evolve and change with
advances in microarchitecture, compilers, programming languages, and networking
communication technologies. Whether they are smart phones and deeply embedded
systems at the low end or massively parallel systems at the high end, the
design of future computing machines can be significantly improved if we
understand the characteristics of the workloads that are expected to run on
them. This symposium will focus on characterizing and understanding emerging
applications in consumer, commercial and scientific computing.

General Chair
  Huiyang Zhou, North Carolina State University
 
Program Chair 
  Lixin Zhang, Inst of Comp Tech, Chinese Academy of Sciences
  Lingjia Tang, University of Michigan
 
Workshop/Tutorial Chair
  Lisa Hsu, Qualcomm
 
Finance Chair
  Carole-Jean Wu, Arizona State University
 
Local Arrangements Chair
  James Tuck, North Carolina State University
 
Publications Chair
  Mark Hempstead, Drexel University
 
Publicity Chair
  Jian Li, IBM Research
 
Registration Chair
  Xin Fu, University of Kansas
 
Submissions Chair
  TBA
 
Web Chair
  Yi Yang, NEC Laboratories America
Topics of Interest
We solicit papers in all areas related to characterization of computing
system workloads. Topics of interest include (but are not limited to):
 
Characterization of applications in areas including
o Search engines, e-commerce, web services, databases, file/application servers
o Embedded, mobile, multimedia, real-time, 3D-Graphics, gaming, telepresence
o Life sciences, bioinformatics, scientific computing, finance, forecasting
o Machine Learning, Analytics, Data mining
o Security, reliability, biometrics
o Grid and Cloud computing
o Emerging big data applications
Characterization of OS, Virtual Machine, middleware and library behavior
o Virtual machines, Websphere, .NET, Java VM, databases
o Graphics libraries, scientific libraries
Characterization of system behavior, including
o Operating system and hypervisor effects and overheads
o Hardware accelerators (GPGPU, XML, crypto, etc)
o User behavior and system-user interaction
o Impacts of scale-up and scale-out of systems, applications, and inputs
o Instrumentation methodologies for workload verification and characterization
o Techniques for accurate analysis/measurement of production systems
Implications of workloads in design issues, such as
o Power management, reliability, security, performance
o Processors, memory hierarchy, I/O, and networks
o Design of accelerators, FPGA’s, GPU’s, etc.
o Novel architectures (non-Von-Neumann)
Benchmark creation, analysis, and evaluation issues, including
o Multithreaded benchmarks, benchmark cloning
o Profiling, trace collection, synthetic traces
o Validation of benchmarks
Analytical and abstract modeling of program behavior and systems
Emerging and future workloads
o Transactional memory workloads; workloads for multi/many-core systems
o Stream-based computing workloads; web2.0/internet workloads;
cyber-physical workloads
 
For further information, please contact the General or Program Chair:
   General Chair
         Huiyang Zhou, NC State University ( hzhou@ncsu.edu )
    Program Chair
         Lixin Zhang, Institute of Computing Technology,
Chinese Academy of Sciences    (zhanglixin@ict.ac.cn)
         Lingjia Tang, University of Michigan    (lingjia@umich.edu)

Start: October 26, 2014
End: October 28, 2014
Venue: Raleigh, North Carolina, USA

Call for Papers: IEEE International Symposium on Workload Characterization 2014

Submitted by Jian Li
http://www.iiswc.org/iiswc2014/index.html
IISWC-2014
October 26 (Sun) – 28 (Tue), 2014
Raleigh, North Carolina, USA

CALL FOR PAPERS 

Important Dates

Abstracts Submission : April 25, 2014   
Paper Submission : May 2, 2014   
Acceptance Notification : June 17, 2014 

This symposium is dedicated to the understanding and characterization of
workloads that run on all types of computing systems. New applications and
programming paradigms continue to emerge rapidly as the diversity and
performance of computers increase. On one hand, improvements in computing
technology are usually based on a solid understanding and analysis of existing
workloads. On the other hand, computing workloads evolve and change with
advances in microarchitecture, compilers, programming languages, and networking
communication technologies. Whether they are smart phones and deeply embedded
systems at the low end or massively parallel systems at the high end, the
design of future computing machines can be significantly improved if we
understand the characteristics of the workloads that are expected to run on
them. This symposium will focus on characterizing and understanding emerging
applications in consumer, commercial and scientific computing.

General Chair
  Huiyang Zhou, North Carolina State University
 
Program Chair 
  Lixin Zhang, Institute of Computing Technology, Chinese Academy
of Science
  Lingjia Tang, University of Michigan
 
Workshop/Tutorial Chair
  Lisa Hsu, Qualcomm
 
Finance Chair
  Carole-Jean Wu, Arizona State University
 
Local Arrangements Chair
  James Tuck, North Carolina State University
 
Publications Chair
  Mark Hempstead, Drexel University
 
Publicity Chair
  Jian Li, IBM Research
 
Registration Chair
  Xin Fu, University of Kansas
 
Submissions Chair
  TBA
 
Web Chair
  Yi Yang, NEC Laboratories America

Topics of Interest
We solicit papers in all areas related to characterization of computing system
workloads. Topics of interest include (but are not limited to):
 
Characterization of applications in areas including
o Search engines, e-commerce, web services, databases, file/application servers
o Embedded, mobile, multimedia, real-time, 3D-Graphics, gaming, telepresence
o Life sciences, bioinformatics, scientific computing, finance, forecasting
o Machine Learning, Analytics, Data mining
o Security, reliability, biometrics
o Grid and Cloud computing
o Emerging big data applications

Characterization of OS, Virtual Machine, middleware and library behavior
o Virtual machines, Websphere, .NET, Java VM, databases
o Graphics libraries, scientific libraries

Characterization of system behavior, including
o Operating system and hypervisor effects and overheads
o Hardware accelerators (GPGPU, XML, crypto, etc)
o User behavior and system-user interaction
o Impacts of scale-up and scale-out of systems, applications, and inputs
o Instrumentation methodologies for workload verification and characterization
o Techniques for accurate analysis/measurement of production systems

Implications of workloads in design issues, such as
o Power management, reliability, security, performance
o Processors, memory hierarchy, I/O, and networks
o Design of accelerators, FPGA’s, GPU’s, etc.
o Novel architectures (non-Von-Neumann)

Benchmark creation, analysis, and evaluation issues, including
o Multithreaded benchmarks, benchmark cloning
o Profiling, trace collection, synthetic traces
o Validation of benchmarks
o Analytical and abstract modeling of program behavior and systems

Emerging and future workloads
o Transactional memory workloads; workloads for multi/many-core systems
o Stream-based computing workloads; web2.0/internet workloads; cyber-physical
workloads
 
For further information, please contact the General or Program Chair:
   General Chair
         Huiyang Zhou, North Carolina State University   
( hzhou@ncsu.edu )
    Program Chair
         Lixin Zhang, Institute of Computing Technology, Chinese
Academy of Science    (zhanglixin@ict.ac.cn)
         Lingjia Tang, University of Michigan    (lingjia@umich.edu)

Start: October 26, 2014
End: October 28, 2014
Venue: Raleigh, North Carolina, USA

Call for Tutorials & Workshops: IEEE International Symposium on Workload Characterization

Submitted by Jian Li
http://www.iiswc.org/iiswc2014/index.html
Call for Tutorial and Workshop Proposals

IISWC-2014 solicits proposals to be organizes in conjunction with the main
conference, to be held on October 26, 2014 (Sunday).

Tutorial Proposals:

Proposals for both half- and full-day tutorials are solicited on any topic that
is relevant to the IISWC audience. Tutorials that focus on the primary topics of
interest for IISWC are strongly encouraged. Examples of successful formats
include educating the community on tools, or on emerging topics.

Important Dates
Submission deadline: Friday, August 1, 2014
Notification: Friday, August 8, 2014

Submission Procedures
Proposals should provide the following information:
· Title of the tutorial
· List of organizer(s) and presenter(s), including contact information
and short bios
· Tutorial abstract
· Short description (for evaluation). This should include:
o Tutorial scope and objectives,
o Topics to be covered,
o Target audience
· Proposed duration (full day, half day).
· If the tutorial has been held previously, the location (i.e.,
conference), date, and number of attendees.

Proposals should take the form of a PDF document, and be submitted via e-mail to
Lisa Hsu (hsul@qti.qualcomm.com) , with the subject “IISWC 2014 Tutorial
Proposal”. Submissions will be acknowledged via e-mail.

Call for Workshop Proposals

Proposals for half- and full-day workshops are solicited on any topic that is
relevant to the IISWC audience. Proposals relating to power/energy/performance
analysis and workload characterization as relating to computer architecture,
systems, compilers, or programming languages, particularly as related to mobile
computing (either from the mobile side or the servers supporting mobile
computing); datacenters; or the Internet of Things, are encouraged.

Important Dates
Submission deadline: Friday, August 1, 2014
Notification: Friday, August 8, 2014

Submission Procedures
Please include in your proposal
· Title of the workshop
· Organizers and their affiliations
· Sample call for papers
· Duration – Half-Day or Full Day
· If the workshop was previously held, the location (conference), date,
and number of attendees

Proposals should take the form of a PDF document, and be submitted via e-mail to
Lisa Hsu (hsul@qti.qualcomm.com) , with the subject “IISWC 2014 Workshop
Proposal”. Submissions will be acknowledged via e-mail.

Start: October 26, 2014
End: October 26, 2014
Venue: Raleigh, North Carolina, USA

December 10, 2014

Call for Papers: Performance and Power Issues in Multi/Many Core Architecture

Submitted by Hitoshi OI
http://p2m2ca.oslab.biz/
Performance and Power Issues in Multi/Many Core Architecture,
a special session in International Symposium on Integrated Circuits
(ISIC) 2014, Singapore, December 10 to 12, 2014

Call for papers:

This special session is aimed to attract the interests
of people working in various aspects of multi/many core
architecture, from the circuit level to the application level,
stimulate the discussion and share and exchange their experiences
and knowledge.

Topics of interests for the special session include
(but not limited to):

– Performance and power-efficiency optimization,
– Heterogeneous multi/many core: architectural design
and run-time support,
– Parallelization libraries and tools,
– Performance and power consumption modeling methodologies,
– Design strategies for performance and power-efficiency in
circuit, architecture and software levels,
On-chip interconnect: architecture, protocol and routing,
– Memory hierarchy architecture and protocol.

Important Dates:

5/15: Title and abstract submission
(send by email to p2m2ca at oslab.biz)
6/1: Full paper submission
(use the Paper Upload page of ISIC 2014
http://www.isic2014.org/submission/paper-upload )
9/1: Notification of Paper Acceptance
10/15: Submission of Final Manuscript Papers

Organizing Members:

Hitoshi Oi, University of Aizu (JP)
Joao Pedro Pedroso, University of Porto (PT)
Ines Dutra, University of Porto (PT)
Xiongfei Liao, Intel (MY)
Senthilkumar Jayapal, Intel (MY)
Jorge Chavez, Cinvestav (MX)
Amilcar Meneses, Cinvestav (MX)
Yao-Min Cheng, Oracle (US)

For more information, please refer to
ISIC 2014 web site http://www.isic2014.org/
or send email to p2m2ca at oslab.biz

Start: December 10, 2014
End: December 12, 2014
Venue: Singapore

January 15, 2015

Call for Tutorials and Workshops: ISPASS 2015

Submitted by Kelly Shaw
http://www.ispass.org
ISPASS 2015 Call for Tutorial and Workshop Proposals

Call for Tutorial Proposals

Tutorial proposals are solicited for ISPASS-2015. Tutorials will be
held on March 29 in Philadelphia, PA.

Proposals for both half- and full-day tutorials are solicited on any
topic that is relevant to the ISPASS audience. Tutorials that focus on
workload characterization and analysis tools and techniques that
enable research across layers of the computational stack are strongly
encouraged.

In previous years, tutorials seeking to achieve any of the following
goals have been particularly successful:
* Describe an important piece of research/experimental infrastructure.
* Educate the community on an emerging topic.

IMPORTANT DATES
Submission deadline: Thursday, January 15th, 2015
Notification: Friday, January 30th, 2015

SUBMISSION PROCEDURES
Proposals should provide the following information:
* Title of the tutorial
* Presenter(s) and contact information
* Proposed duration (full day, half day)
* 1-2 paragraph abstract suitable for tutorial publicity
* 1 paragraph biography per presenter suitable for tutorial publicity
* Short description (for evaluation). This should include:
– Tutorial scope and objectives
– Topics to be covered
– Target audience
– If the tutorial has been held previously, the location
(i.e., conference), date, and number of attendees

Proposals should take the form of a PDF document and be submitted via
e-mail to Andrew Hilton (adhilton@ee.duke.edu) with the subject
“ISPASS 2015 Tutorial Proposal”. Submissions will be acknowledged via
e-mail.

*******************************************************************************

Call for Workshop Proposals

Workshop proposals are solicited for ISPASS-2015. Workshops will be
held on March 29 in Philadelphia, PA.

Proposals related to power/performance analysis and workload
characterization as it relates to computer architecture, operating
systems, programming languages/compilers in current and emerging areas
such as datacenters and cloud computing, systems based on non-volatile
memory technologies, mobile technologies, large scale data analysis,
smart infrastructure, and extreme scale computing are encouraged.

IMPORTANT DATES
Submission Deadline: Thursday, January 15th, 2015
Notification: Friday, January 30th, 2015

SUBMISSION PROCEDURES
Please include in your proposal:
* Title of the workshop
* Organizers and their affiliations
* Sample call for papers
* Duration – Half-Day or Full Day
* If the workshop was previously held, the location
(conference), date, and number of attendees

Proposals should take the form of a PDF document and be submitted via
e-mail to Andrew Hilton (adhilton@ee.duke.edu) with the subject
“ISPASS 2015 Workshop Proposal”. Submissions will be acknowledged via
e-mail.

Start: January 15, 2015
End: January 15, 2015

January 19, 2015

Call for Papers: HIPEAC 2015

Submitted by Gennady Pekhimenko
http://www.hipeac.net/conference

10th International Conference on High-Performance Embedded
Architectures and Compilers

January 19-21, 2015
Amsterdam, The Netherlands

http://www.hipeac.net/conference

IMPORTANT DATE:
Paper deadline: June 1, 2014

Sponsored by:
HiPEAC Compilation & Architecture
Seventh Framework Programme

Description:
The HiPEAC conference is the premier European forum for
experts in computer architecture, programming models,
compilers and operating systems for embedded and
general-purpose systems.

The 10th HiPEAC conference will take place in Amsterdam,
The Netherlands from Monday, January 19 to Wednesday, January
21, 2015. Associated workshops, tutorials, special sessions,
several large poster session and an industrial exhibition will
run in parallel with the conference. The three day event
attracts about 500 delegates each year.

Paper selection is done by ACM TACO, the ACM Transactions on
Architecture and Code Optimization. Prospective authors submit
their original papers to ACM TACO at any time before the paper
deadline of June 1, 2014 to benefit from two rounds of reviews
before the conference paper track cut-off date which is
November 15, 2014.

See below for detailed information about the new publication
model called ACM TACO 2.0.

Topics of interest include, but are not limited to:
* Processor, memory, and storage systems architecture
* Parallel, multi-core and heterogeneous systems
* Interconnection networks
* Architectural support for programming productivity
* Power, performance and implementation efficient designs
* Reliability and real-time support in processors, compilers
and run-time systems
* Application-specific processors, accelerators and
reconfigurable processors
* Architecture and programming environments for GPU-based
computing
* Simulation and methodology
* Architectural and run-time support for programming languages
* Programming models, frameworks and environments for exploiting
parallelism
* Compiler techniques
* Feedback-directed optimization
* Program characterization and analysis techniques
* Dynamic compilation, adaptive execution, and continuous
profiling/optimization
* Binary translation/optimization
* Code size/memory footprint optimizations

GENERAL CHAIRS
Andy D. Pimentel, University of Amsterdam
Stephan Wong, Delft University of Technology

PROGRAM CHAIR
Onur Mutlu, Carnegie Mellon University

WORKSHOPS & TUTORIALS CHAIRS
Diana Göhringer, Ruhr-Universität Bochum
Sascha Uhrig, TU Dortmund

PUBLICITY CHAIRS
Sorin Cotofana, Delft University of Technology
Antonio Beck, UFRGS
Chao Wang, USTC
Gennady Pekhimenko, Carnegie Mellon Univ.

POSTER & EXHIBITION CHAIR
Koen De Bosschere, Ghent University

SPONSOR CHAIR
Albert Cohen, INRIA

INDUSTRIAL SESSION CHAIR
Daniel Gracia Pérez, Thales

FINANCE CHAIR
Vicky Wandels, Ghent University

WEB AND REGISTRATIONS CHAIR
Eneko Illarramendi, Ghent University

LOCAL ARRANGEMENTS COMMITTEE
Andy D. Pimentel, University of Amsterdam
Stephan Wong, Delft University of Technology
Clemens Grelck, University of Amsterdam
Todor Stefanov, University of Leiden
Zaid Al-Ars, Delft University of Technology

*****************************************************************
ACM TACO 2.0 Publication Model:
Over the last three years ACM TACO has optimized its
internal review processes. Today, the average turnaround
time from submission to first response is 46 days and 95%
of the manuscripts get a response within 2 months. For
revised manuscripts, the review process goes even faster.
In 2013, most accepted manuscripts went through two rounds
of reviews to reach a final decision only 5 months after
submission. Accepted manuscripts are immediately uploaded
in the ACM digital library. Hence, excellent manuscripts
can make it from submission to publication in about three
months; papers needing a major revision are published after
6 months. We call this “ACM TACO 2.0”

ACM TACO 2.0 now has a review cycle and an acceptance rate
which is competitive with the best ACM conferences, but
without the inconvenient non-negotiable submission deadlines,
and with the advantage of being able to revise a paper based
on the detailed review reports by carefully selected
reviewers, and of being published as soon as it is accepted.
On top of that, authors of original work papers get an open
invitation to present their paper at the yearly HiPEAC
conference, which is the premier European network event on
topics central to ACM TACO, attended by more than 500
scientists.

ACM TACO interim Editor-in-Chief
Prof. Koen De Bosschere

ACM TACO Senior Editor
Prof. Per Stenström

Start: January 19, 2015
End: January 21, 2015
Venue: Amsterdam, The Netherlands

Call for Papers: HiPEAC 2015

Submitted by Gennady Pekhimenko
http://www.hipeac.net/conference
Call for Papers – HIPEAC 2015

10th International Conference on High-Performance Embedded
Architectures and Compilers

January 19-21, 2015
Amsterdam, The Netherlands

http://www.hipeac.net/conference

IMPORTANT DATE:
Paper deadline: June 1, 2014

Sponsored by:
HiPEAC Compilation & Architecture
Seventh Framework Programme

Description:
The HiPEAC conference is the premier European forum for
experts in computer architecture, programming models,
compilers and operating systems for embedded and
general-purpose systems.

The 10th HiPEAC conference will take place in Amsterdam,
The Netherlands from Monday, January 19 to Wednesday, January
21, 2015. Associated workshops, tutorials, special sessions,
several large poster session and an industrial exhibition will
run in parallel with the conference. The three day event
attracts about 500 delegates each year.

Paper selection is done by ACM TACO, the ACM Transactions on
Architecture and Code Optimization. Prospective authors submit
their original papers to ACM TACO at any time before the paper
deadline of June 1, 2014 to benefit from two rounds of reviews
before the conference paper track cut-off date which is
November 15, 2014.

See below for detailed information about the new publication
model called ACM TACO 2.0.

Topics of interest include, but are not limited to:
* Processor, memory, and storage systems architecture
* Parallel, multi-core and heterogeneous systems
* Interconnection networks
* Architectural support for programming productivity
* Power, performance and implementation efficient designs
* Reliability and real-time support in processors, compilers
and run-time systems
* Application-specific processors, accelerators and
reconfigurable processors
* Architecture and programming environments for GPU-based
computing
* Simulation and methodology
* Architectural and run-time support for programming languages
* Programming models, frameworks and environments for exploiting
parallelism
* Compiler techniques
* Feedback-directed optimization
* Program characterization and analysis techniques
* Dynamic compilation, adaptive execution, and continuous
profiling/optimization
* Binary translation/optimization
* Code size/memory footprint optimizations

GENERAL CHAIRS
Andy D. Pimentel, University of Amsterdam
Stephan Wong, Delft University of Technology

PROGRAM CHAIR
Onur Mutlu, Carnegie Mellon University

WORKSHOPS & TUTORIALS CHAIRS
Diana Göhringer, Ruhr-Universität Bochum
Sascha Uhrig, TU Dortmund

PUBLICITY CHAIRS
Sorin Cotofana, Delft University of Technology
Antonio Beck, UFRGS
Chao Wang, USTC
Gennady Pekhimenko, Carnegie Mellon Univ.

POSTER & EXHIBITION CHAIR
Koen De Bosschere, Ghent University

SPONSOR CHAIR
Albert Cohen, INRIA

INDUSTRIAL SESSION CHAIR
Daniel Gracia Pérez, Thales

FINANCE CHAIR
Vicky Wandels, Ghent University

WEB AND REGISTRATIONS CHAIR
Eneko Illarramendi, Ghent University

LOCAL ARRANGEMENTS COMMITTEE
Andy D. Pimentel, University of Amsterdam
Stephan Wong, Delft University of Technology
Clemens Grelck, University of Amsterdam
Todor Stefanov, University of Leiden
Zaid Al-Ars, Delft University of Technology

ACM TACO 2.0 Publication Model:
Over the last three years ACM TACO has optimized its
internal review processes. Today, the average turnaround
time from submission to first response is 46 days and 95%
of the manuscripts get a response within 2 months. For
revised manuscripts, the review process goes even faster.
In 2013, most accepted manuscripts went through two rounds
of reviews to reach a final decision only 5 months after
submission. Accepted manuscripts are immediately uploaded
in the ACM digital library. Hence, excellent manuscripts
can make it from submission to publication in about three
months; papers needing a major revision are published after
6 months. We call this “ACM TACO 2.0”

ACM TACO 2.0 now has a review cycle and an acceptance rate
which is competitive with the best ACM conferences, but
without the inconvenient non-negotiable submission deadlines,
and with the advantage of being able to revise a paper based
on the detailed review reports by carefully selected
reviewers, and of being published as soon as it is accepted.
On top of that, authors of original work papers get an open
invitation to present their paper at the yearly HiPEAC
conference, which is the premier European network event on
topics central to ACM TACO, attended by more than 500
scientists.

ACM TACO interim Editor-in-Chief
Prof. Koen De Bosschere

ACM TACO Senior Editor
Prof. Per Stenström

Start: January 19, 2015
End: January 21, 2015
Venue: Amsterdam, The Netherlands

February 7, 2015

Call for Papers: CGO 2015

Submitted by Aaron Smith
http://www.cgo.org
2015 IEEE/ACM International Symposium on Code Generation and Optimization
February 2015 – San Francisco Bay Area

http://cgo.org/cgo2015/

The International Symposium on Code Generation and Optimization (CGO) provides
a premier venue to bring together researchers and practitioners working at the
interface of hardware and software on a wide range of optimization and code
generation techniques and related issues. The conference spans the spectrum
from purely static to fully dynamic approaches, including techniques ranging
from pure software-based methods to architectural features and support.

Original contributions are solicited on, but not limited to, the following
topics:

Code Generation and Optimization
- Efficient execution of dynamically typed and higher-level languages
- Optimization and code generation for emerging programming models, platforms
- Optimizations for energy efficiency
- Profile-guided, feedback-directed, and machine learning based optimization
- Compiler abstractions and intermediate representations

Static and Dynamic Analysis
- Profiling and instrumentation for power, memory, throughput or latency
- Efficient profiling and instrumentation techniques
- Program characterization methods
- Profile-guided optimization
- Novel and efficient tools for power, performance analysis, debugging and
testing

Optimization for Parallelism
- Runtime systems for parallelism & heterogeneity
- Optimizations for heterogeneous or specialized parallel targets, e.g. GPUs
- Compiler-driven data distribution and synchronization
- Thread extraction

OS, Architecture and Runtime Support
- Architectural support for improved profiling, optimization and code
generation
- Integrated system design (HW/OS/VM/SW)
- Memory management and garbage collection

Security and Reliability
- Code analysis and transformations to address security or reliability concerns

Practical Experience
- Deployed dynamic and static compiler and runtime systems for general purpose,
embedded system and Cloud/HPC platforms

Applications of above in emerging technology areas, such as
- Web programming environments, application runtimes, optimizations
- SOCs, heterogeneous platforms hardware/software co-design, analysis and
optimization

CGO 2015 is co-located with HPCA 2015 and PPoPP 2015 this year. Authors should
carefully consider the difference in focus of the conferences when deciding
where to submit a paper.

CGO will make the proceedings freely available via the ACM DL platform for up
to two weeks before and two weeks after the event. This option will facilitate
easy access to the proceedings by conference attendees, and it will also enable
the community at large to experience the excitement of learning about the
latest developments being presented in the period surrounding the event itself.

Important Dates
Abstract Submission: August 29, 2014
Paper Submission: September 5, 2014
Author Response Period: October 21-23, 2014
Notification to Authors: November 3, 2014

General Chairs
Kunle Olukotun, Stanford University
Aaron Smith, Microsoft Research

Program Chairs
Robert Hundt, Google
Jason Mars, University of Michigan

Program Committee
Saman Amarsinghe, MIT
Derek Bruening, Google
Simone Campanoni, Harvard
Mike Carbin, MIT
John Cavazos, U. of Delaware
Albert Cohen, INRIA
Jack Davidson, UVA
Gregory Diamos, NVidia
Evelyn Duesterwald, IBM
Xiaobing Feng, ICT Chinese Academy
Mike Ferdman, Stony Brook University
Ravi Iyer, Intel
Alexandra Jimborean, Uppsala University
Naveen Kumar, Google
Calvin Lin, UT Austin
Scott Mahlke, Michigan
Kathryn S McKinley, Microsoft
Abdullah Muzahid, UT San Antonio
Chris J Newburn, Intel
Michael O’Boyle, Edinburgh
David Padua, UIUC
Depei Qian, Xi’an Jiaotong University
Lawrence Rauchwerger, Texas A&M University
Vijay Janapa Reddi, The University of Texas at Austin
Behnam Robatmili, Qualcomm Research
Norm Rubin, NVidia
Jennifer Sartor, Ghent
Xipeng Shen, William and Mary
Lingjia Tang, Michigan
Mike Taylor, UCSD
Mohit Tiwari, UT Austin
James M. Tuck, NCSU
Cheng Wang, Intel Labs
Chenggang Wu, Chinese Academy of Sciences
Jingyue Wu, Google
Eddy Zhang, Rutgers
Ben Zorn, Microsoft Research

Workshop and Tutorials Chair
Christophe Dubach, University of Edinburgh

Finance Chair
Vijay Janapa Reddi, The University of Texas at Austin

Local Chairs
Jose Renau, University of California, Santa Cruz
Behnam Robatmili, Qualcomm Research

Publications Chair
Fabrice Rastello, INRIA

Students Chair
Jennifer Sartor, Ghent University

Sponsors Chair
Ben Zorn, Microsoft Research

Registration Chair
Lingjia Tang, University of Michigan

Submission Chairs
Michael Laurenzano, University of Michigan
Yunqi Zhang, University of Michigan

Web Chair
Mehrzad Samadi, University of Michigan

Steering Committee
Kim Hazelwood, Google
Robert Hundt, Google
Scott Mahlke, University of Michigan
Kathryn S McKinley, Microsoft
Kunle Olukotun, Stanford University
Vijay Janapa Reddi, The University of Texas at Austin
Olivier Temam, INRIA (Chair)

Start: February 7, 2015
End: February 11, 2015
Venue: San Francisco Bay Area