

Rank	Citations	Year	Title (★ means it won the ISCA Influential Paper Award)	First Author + HOF Authors	Type	Topic
26	1201	1997	<a href="#">The SGI Origin: A ccNUMA highly scalable server</a>	<a href="#">James Laudon</a>	Arch	Consistency/ Coherence
27	1177	2009	<a href="#">A durable and energy efficient main memory using phase change memory technology</a>	<a href="#">Ping Zhou</a>	Tool	Benchmark
28	1175	2014	<a href="#">Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors</a>	<a href="#">Yoongu Kim</a> , <a href="#">Onur Mutlu</a> , <a href="#">Chris Wilkerson</a>	Micro	Security
29	1166	2010	<a href="#">Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU</a>	<a href="#">Victor Lee</a>	Tool	Simulator
30	1104	2017	<a href="#">SCNN: An accelerator for compressed-sparse convolutional neural networks</a>	<a href="#">Angshuman Parashar</a> , <a href="#">Joel Emer</a> , <a href="#">Bill Dally</a> , <a href="#">Steve Keckler</a>	Arch	Machine Learning
31	1070	2015	<a href="#">ShiDianNao: Shifting vision processing closer to the sensor</a>	<a href="#">Zidong Du</a>	Arch	Machine Learning
32	1051	1994	★ <a href="#">The Stanford FLASH multiprocessor</a>	<a href="#">Jeffrey Kuskin</a> , <a href="#">Kourosh Gharachorloo</a> , <a href="#">Anoop Gupta</a> , <a href="#">John Hennessy</a> , <a href="#">Mark Horowitz</a>	Arch	Parallelism
33	1027	2004	★ <a href="#">Transactional memory coherence and consistency</a>	<a href="#">Lance Hammond</a> , <a href="#">Christos Kozyrakis</a> , <a href="#">Kunle Olukotun</a>	Micro	Consistency/ Coherence
34	1021	1992	<a href="#">Lazy release consistency for software distributed shared memory</a>	<a href="#">Pete Keleher</a>	Micro	Consistency/ Coherence
35	1006	2001	<a href="#">Cache decay: Exploiting generational behavior to reduce cache leakage power</a>	<a href="#">Stefanos Kaxiras</a> , <a href="#">Margaret Martonosi</a>	Micro	Power
36	993	1990	<a href="#">The directory-based cache coherence protocol for the DASH multiprocessor</a>	<a href="#">Daniel Lenoski</a> , <a href="#">Kourosh Gharachorloo</a> , <a href="#">Anoop Gupta</a> , <a href="#">John Hennessy</a>	Micro	Consistency/ Coherence
37	991	2000	<a href="#">Clock rate versus IPC: The end of the road for conventional microarchitectures</a>	<a href="#">Vikas Agarwal</a> , <a href="#">Doug Burger</a> , <a href="#">Steve Keckler</a>	Micro	Parallelism
38	980	1990	<a href="#">Weak ordering—a new definition</a>	<a href="#">Sarita Adve</a> , <a href="#">Mark Hill</a>	Micro	Consistency/ Coherence
39	957	2008	<a href="#">Technology-driven, highly-scalable dragonfly topology</a>	<a href="#">John Kim</a> , <a href="#">Bill Dally</a>	Micro	Interconnect
40	938	2007	<a href="#">Adaptive insertion policies for high performance caching</a>	<a href="#">Moinuddin Qureshi</a> , <a href="#">Joel Emer</a> , <a href="#">Yale Patt</a>	Micro	Cache
41	935	1973	<a href="#">Banyan networks for partitioning multiprocessor systems</a>	<a href="#">Rodney Goke</a> , <a href="#">Jack Lipovski</a>	Micro	Interconnect
42	911	2008	<a href="#">3D-Stacked Memory Architectures for Multi-core Processors</a>	<a href="#">Gabriel Loh</a>	Micro	Cache
43	895	2010	<a href="#">High performance cache replacement using re-reference interval prediction (RRIP)</a>	<a href="#">Aamer Jaleel</a> , <a href="#">Joel Emer</a>	Micro	Cache
44	877	2015	<a href="#">A scalable processing-in-memory accelerator for parallel graph processing</a>	<a href="#">Junwhan Ahn</a> , <a href="#">Onur Mutlu</a>	Arch	Parallelism
45	873	2000	<a href="#">Transient fault detection via simultaneous multithreading</a>	<a href="#">Steven Reinhardt</a>	Micro	Reliability
46	868	2008	<a href="#">Corona: System implications of emerging nanophotonic technology</a>	<a href="#">Dana Vantrease</a> , <a href="#">Norm Jouppi</a>	Micro	Interconnect
47	863	2009	<a href="#">An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness</a>	<a href="#">Sunpyo Hong</a>	Tool	Parallelism
48	859	2004	<a href="#">Single-ISA heterogeneous multi-core architectures for multithreaded workload performance</a>	<a href="#">Rakesh Kumar</a> , <a href="#">Norm Jouppi</a> , <a href="#">Partha Ranganathan</a> & <a href="#">Dean Tullsen</a>	Micro	Parallelism
49	854	1974	<a href="#">A Preliminary Architecture for a Basic Data Flow Processor</a>	<a href="#">Jack Dennis</a>	Arch	Parallelism
50	854	1983	<a href="#">Very Long Instruction Word Architectures and the ELI-512</a>	<a href="#">Josh Fisher</a>	Arch	Parallelism