Call for Papers: MCSoC 2020
http://www.mcsoc-forum.org/
Submitted by Ben Abdallah Abderazek

14th International Symposium on Embedded Multicore/Many- core Systems-on-Chip (MCSoC-2020)
Singapore University of Technology and Design
Dec 20-23, 2020

Submissions Due: May 31, 2020

The IEEE 14th MCSoC-2020 aims to provide the world’s premier forum of leading researchers in the Embedded Multicore/Many-core SoCs software, tools and applications design areas for academia and industries. From the 2018 edition, the MCSoC symposium targets new emerging topic related to neuro-inspired/neuromorphic computing architectures and systems. Prospective authors are invited to submit their contributions. Submission of a contribution implies that at least one of the authors will have a full registration to the symposium upon acceptance of his/her contribution. Submission can include, technical and experimental, theoretical, conceptual, or survey. All submissions will be peer-reviewed on the basis of relevance, originality, importance, and clarity. Topics of interest will fall under one or more of the following symposium tracks:

Track 1: Embedded Multicore/Manycore SoC Programming
Track 2: Embedded Multicore/Manycore SoC Architectures
Track 3: Embedded Multicore/Manycore SoC Design
Track 4: Embedded Multicore/Manycore SoC Interconnection Networks
Track 5: Embedded Multicore/Manycore SoC and System Security
Track 6: Embedded Multicore/Manycore SoC Design Automation and Low-power Design
Track 7: Embedded Multicore/Manycore SoC Real-Time Systems
Track 8: Operating Systems Platforms for Real-Time Embedded Applications
Track 9: Embedded Multicore/Manycore SoC Applications
Track 10: Algorithms and Hardware for Learning On-chip
Track 11: Embedded Neuromorphic Computing Systems
Track 12: Secure and Fault-Tolerant Embedded Computing
Track 13: Machine Learning for Energy-efficient, Reliable Manycore Interconnects
Special Sessions
Special Session on Auto-Tuning for Multicore and GPU (ATMG2020)
Special Session on Intelligent Systems and Learning Technologies: Models, Methods, and Applications (ISLT)
Special Session on Low-power Solutions for Future SoC design
Special Session on Applications and Architectures designed for Energy-efficient Hardware
Special Session on Traffic-aware Design for Multicore/Manycore SoCs
Special Session on Scalable and Flexible Many-Core Mapping and Runtime Techniques
Submission Guidelines and Proceedings
Electronic paper submission should not exceed 8 double-column IEEE format pages, including figures and references. Papers should be formatted as close as possible to the final format – double column, single-spaced, and Times or equivalent font of minimum, 10pt size. The acceptable format is PDF only. Any other file format and manuscripts received in hard-copy form will not be processed. Please use IEEE Formats for paper formatting.

Every submitted paper will be evaluated by at least three reviewers in technical quality, originality, significance to the symposium, and organization. We encourage authors to proofread and spell check their papers before submission.MCSoC 2020 proceedings will be published by IEEE Computer Society, which will be included in the Computer Society Digital Library CSDL and IEEE Xplore. All CPS conference publications are also submitted for indexing to EI’s Engineering Information Index, Compendex, and ISI Thomson’s Scientific and Technical Proceedings, ISTP/ISI Proceedings, and ISI Thomson.

Important Dates
Abstract submission: May 25, 2020
Full paper submission: May 31, 2020
Acceptance notification: July 15, 2020.
Camera-ready paper: July 31, 2020
Submission System
The submission system is: https://edas.info/N27016

Special Issues

Selected papers from the IEEE MCSSoC 2020 symposium will be invited to submit an extended version to the following journals:

Call for Papers: NOCS 2020
https://www.engr.colostate.edu/nocs2020/
Submitted by Lizhong Chen

14th IEEE/ACM International Symposium on Networks-on-Chip
October 15 – 16, 2020, Shanghai, China
(Co-located with Embedded Systems Week 2020)

Submissions Due: May 1, 2020

The International Symposium on Networks-on-Chip (NOCS) is the premier event dedicated to interdisciplinary research on on-chip, package-scale, chip-to-chip, and datacenter rack-scale communication technology, architecture, design methods, applications and systems. NOCS brings together scientists and engineers working on network-on-chip (NoC) innovations and applications from inter-related research communities, including discrete optimization and algorithms, computer architecture, networking, circuits and systems, packaging, embedded systems, and design automation. Topics of interest include, but are not limited to:

## NoC Architecture and Implementation
– Network architecture (topology, routing, arbitration)
– Timing, synchronous/asynchronous communication
– NoC reliability issues and solutions
– Security issues and solutions in NoC architectures
– Power/thermal issues at NoC un-core and system-level
– Network interface issues and solutions
– Signaling and circuit design for NoC links and routers

## Communication Analysis, Optimization, & Verification
– NoC performance analysis and Quality of Service
– Modeling, simulation, and synthesis of NoC
– Verification, debug and test of NoC
– NoC design and simulation methodologies and tools
– Benchmarks, experiences on NoC-based hardware
– Communication-efficient algorithms
– Communication workload characterization & evaluation

## Novel NoC Technologies
– Optical, wireless, CNT, and other emerging technologies
– NoC for 2.5D and 3D packages
– Package-specific NoC design
– Network coding and compression solutions
– Approximate computing for NoC and NoC-based systems

## NoC for Intelligent Physical Systems
– NoC design for Deep Learning
– Mapping of existing and emerging applications onto NoC
– NoC case studies, application-specific NoC design
– NoC for FPGA, structured ASIC, CMP and MPSoC
– NoC designs for heterogeneous systems
– NoC for CPU-GPU and data-center-on-a-chip (DCoC)
– Scalable modeling of NoC
– Machine learning for NoC and NoC-based Systems

## NoC at the Un-Core and System-level
– Design of memory subsystem (un-core) including memory controllers, caches, cache coherence protocols in NoC
– NoC for new memory/storage technologies
– NoC support for processing-in-memory
– OS support for NoC
– Programming models for NoCs
– Interactions between large-scale systems (datacenter, edge and fog computing) and NoC-based building blocks

## Inter/Intra-Chip and Rack-Scale Network
– Unified inter/intra-chip networks
– Hybrid chip-scale and datacenter rack-scale networks
– All aspects of inter-chip and rack-scale network design

#############################################

Electronic paper submission requires a full paper, up to 8 double-column ACM (sigconf) format pages, including figures and references. The program committee will use a double-blind review process to evaluate papers based on scientific merit, innovation, relevance, and presentation. Submitted papers must describe original work that has not been published before or is under review by another conference or journal at the same time. Each submission will be checked for any significant similarity to previously published works or for simultaneous submission to other archival venues, and such papers will be rejected. Proposals for special sessions and demos are invited. Paper submissions and demo proposals by industry researchers or engineers to share their experiences and perspectives are also welcome. A percentage of accepted papers will be recommended for publication in an IEEE journal after revision according to the reviewers?comments. Please find the detailed submission instructions for paper submission, special session, and demo proposals at the submission webpage.

############################################

Important Dates (Anywhere on Earth)
Abstract registration: Apr 24, 2020
Full paper submission: May 1, 2020
Notification of acceptance: July 08, 2020
Final version due: August 07, 2020

General Chairs
Sudeep Pasricha (Colorado State University)
Ajay Joshi (Boston University)

Technical Program Chairs
Tushar Krishna (Georgia Institute of Technology)
John Kim (KAIST)

Call for Papers: MICRO 2020
http://microarch.org/micro53
Submitted by Dimitrios Skarlatos

53^rd IEEE/ACM International Symposium on Microarchitecture (MICRO-53)
17-21 October 2020, Athens, Greece
https://www.microarch.org/micro53/

Submissions Due: April 3, 2020

The International Symposium on Microarchitecture® (MICRO) is the premier forum for the presentation and discussion of new ideas in microarchitecture, compilers, hardware/software interfaces, and design of advanced computing and communication systems. The goal of MICRO is to bring together researchers in the fields of microarchitecture, compilers, and systems for technical exchange. The MICRO community has enjoyed having close interaction between academic researchers and industrial designers—we aim to continue and strengthen this longstanding tradition at the 53rd MICRO in Athens, Greece.

Abstract Deadline: March 27, 2020 at 11:59 PM PDT

Full Paper Deadline: April 3, 2020 at 11:59 PM PDT

Notification: July 1, 2020

We invite original paper submissions related to (but not limited to) the following topics:

• Hardware, software, and hybrid techniques for improving system performance, energy-efficiency, security, cost, complexity, programmer productivity, predictability, quality of service, reliability, dependability, scalability, etc.
• Architectures for emerging application domains such as deep learning, machine learning, relational computation, neuromorphic, quantum, etc.
• Accelerator designs and heterogeneous architectures including system-on-chip architectures, application specific fixed function, programmable, reconfigurable, near-data and in-memory accelerators, etc.
• Architectural support for security, side-channel attacks and mitigation, privacy preserving computation, IoT/Cloud/Cyber-Physical-System security, security primitives, trusted execution environments, etc.
• Architecture, microarchitecture and/or compiler optimizations for graphics processor units (GPUs) or other programmable accelerators
• Microarchitecture and compiler techniques for optimizing the memory hierarchy, analysis of new memory hierarchies, emerging architectures based on new memory technologies
• Architectures for instruction-level, thread-level, and memory-level parallelism: superscalar, VLIW, data-parallel, multithreaded, multicore, many-core, etc.
• Processor, memory, interconnect, and storage architectures
• Compiler and microarchitectural techniques for parallelism (ILP, TLP, MLP)
• Microarchitecture techniques to better support system software, programming languages, programmability, and compilation
• Advanced software/hardware speculation and prediction schemes
• Microarchitecture modeling and simulation methodology
• Low-power, high-performance, and cost/complexity-efficient architectures
• Architectures for emerging embedded platforms, including smartphones, automotive, server/cloud, etc.
• Architecture and/or compiler optimizations for embedded processors, DSPs, ASIPs (network processors, multimedia, wireless, etc.)
• Insightful experimental and comparative evaluation and analysis of existing microarchitectures, hardware/software mechanisms and workloads

Submissions should follow the guidelines and formatting rules specified on the conference website. Papers that violate these guidelines and rules may be returned to author(s) without review.

Call for Papers: PACT 2020
https://pact20.cc.gatech.edu
Submitted by Jiajia Li

29th International Conference on Parallel Architectures and Compilation Techniques (PACT 2020)
Atlanta, GA, USA
October 3-7 2020
https://pact20.cc.gatech.edu

Submissions Due: April 17, 2020

PACT is a long-running and unique conference at the intersection of classical parallel architectures and compilers that brings together researchers from architecture, compilers, programming languages, and applications to present and discuss their latest research results. Applications as a driver for innovations in architectures and compilers is an important theme of the conference.

We solicit contributions in a broad range of topics, including (but not limited to) the following:
* Parallel architectures and computational models
* Compilers and tools for parallel computer systems
* Multicore, multithreaded, superscalar, and VLIW architectures
* Compiler/hardware support for hiding memory latencies
* Support for correctness in hardware and software
* Reconfigurable parallel computing
* Dynamic translation and optimization
* I/O issues in parallel computing and their relation to applications
* Parallel programming languages, algorithms and applications
* Middleware and run time system support for parallel computing
* Application-specific parallel systems
* Applications and experimental systems studies of parallel processing
* Relevant aspects of distributed computing and mobile computing
* Heterogeneous systems using various types of accelerators
* Insights for the design of parallel architectures and compilers from modern parallel applications (e.g., machine learning, data analytics, and computational biology)
* Future parallel systems for beyond Moore’s law and/or beyond Exascale
* Security issues in parallel computing
* Compiler techniques for Quantum computing

Information for Authors:
Abstract deadline: April 10, 2020
Paper deadline: April 17, 2020, AOE (no extensions)
Round 1 rebuttal period: May 27 to May 29, 2020
Round 2 rebuttal: June 30 to July 2, 2020
Author notifications: July 15, 2020

Detailed instructions for electronic submission, templates, other information are posted on the Paper Submission Information page.

Call for Papers: CF 2020: ACM International Conference on Computing Frontiers
http://computingfrontiers.org/
Submitted by Salvatore Monteleone

==================================================================
ACM International Conference on Computing Frontiers 2020 (CF’20)
May 11 – 13, 2020
Catania, Sicily, Italy

Submissions Due: February 11, 2020

www.computingfrontiers.org
==================================================================

The next ACM International Conference on Computing Frontiers will be held May 11th – 13th in Sicily, Italy in the town of Catania. Computing Frontiers is an eclectic, interdisciplinary, collaborative community of researchers who investigate emerging technologies in the broad field of computing: our common goal is to drive the scientific breakthroughs that transform society.

CF’s broad scope is driven by recent technological advances in wide-ranging fields impacting computing, such as memory hardware and systems, network and systems architecture, cloud computing, novel device physics and materials, power efficiency, new application domains of machine and deep learning and big data analytics, and systems portability and wearability. The boundaries between the state-of-the-art and revolutionary innovation constitute the advancing frontiers of science, engineering, and information technology — and are the CF community focus. CF provides a venue to share, discuss and advance broad, forward-thinking, early research on the future of computing and welcomes work on a wide spectrum of computer systems, from embedded and hand-held/wearable to supercomputers and datacenters.

IMPORTANT DATES
===============

Submissions deadline: February 11th, 2020
Notification: March 15th, 2020
Camera-Ready Papers Due: April 5th, 2020
Conference Dates: May 11-13th, 2020

TOPICS OF INTEREST
==================

We seek original research contributions at the frontiers of a wide range of topics, including novel computational models and algorithms, new application paradigms, computer architecture (from embedded to HPC systems), computing hardware, memory technologies, networks, storage solutions, compilers, and environments.

* Innovative Computing Approaches, Architectures, Accelerators, Algorithms and Models
– Approximate, analog, inexact, probabilistic computing
– Quantum computing
– Neuromorphic, biologically-inspired computing and optical computing
– Dataflow architectures, near-data and in-memory processing

* Technological Scaling Limits and Beyond
– Limits: Defect- and variability-tolerant designs, graphene and other novel materials, nanoscale design, dark silicon
– Extending past Moore’s law: 3D-stacking, many-core architectures and accelerators, distributed computing on mobile devices and their challenges

* Machine Learning, Deep Learning and Big Data Analytics
– Novel architecture and systems across computing systems (IoT to datacenter)
– High performance data analytics
– Exascale data management

* Embedded, IoT and Cyber-Physical Systems
– Ultra-low power designs, energy scavenging
– Physical security, attack detection and prevention
– Reactive, real-time, scalable, reconfigurable and self-aware systems
– Sensor networks, IoT, and architectural innovation for wearable computing

* Large-Scale System Design and Networking
– Large-scale homogeneous/heterogeneous architectures and networking
– System-balance and CPU-offloading
– Power- and energy-management for clouds, datacenters and exascale systems

* System Software, Compiler Technologies and Programming Languages
– Technologies that push the limits of operating systems, virtualization, and container technologies
– Large scale frameworks for distributed computing and communication
– Resource and job management, scheduling, workflow systems for managing large-scale heterogeneous systems
– Compiler technologies: hardware/software integrated solutions, high-level synthesis
– Tools for analyzing and managing performance at large scale
– Novel programming approaches

* Fault Tolerance and Resilience
– Solutions for ultra-large and safety-critical systems (e.g. infrastructure, airlines)
– Hardware and software approaches in adverse environments such as space

* Security
– Methods, system support, and hardware for protecting against malicious code
– Real-time implementations of security algorithms and protocols
– Quantum and post-quantum cryptography

* Computers and Society
– Artificial Intelligence (AI) Ethics and AI environmental impact
– Education, health, cost/energy-efficient design, smart cities, and emerging markets, interdisciplinary applications

We strongly encourage submissions in emerging fields that may not fit into traditional categories — if in doubt, contact the PC co-chairs by email.

CONFERENCE WEBSITE
==================

http://www.computingfrontiers.org/

SUBMISSION
==========

We encourage the submission of both full and short papers containing high-quality research describing original and unpublished work.

Papers must be submitted through

https://easychair.org/conferences/?conf=cf2020

Short papers describe preliminary or highly speculative work as well as position papers. Full papers are a maximum of eight (8) (excluding references) and short papers a maximum of four (4) double-column pages (including references) in ACM conference format. Authors may buy up to two (2) extra pages for accepted full papers. Page limits include figures, tables and appendices. The review process is double-blind and removal of all identifying information from paper submissions (i.e. cite own work in third person) is required. Papers not conforming to the above submission policies on formatting, page limits and the removal of identifying information will be automatically rejected.

No-show policy: Any accepted papers are expected to be presented at the conference and at least one full registration is required from a submission author for each accepted paper. A no-show of papers will result in exclusion from the ACM digital library proceedings. If circumstances arise such that authors are unable to present their papers at the conference, they must contact the PC co-chairs.

ORGANIZATION
============

Computing Frontiers 2020 Chairs

General Co-Chairs:
Maurizio Palesi, University of Catania, IT
Gianluca Palermo, Politechnico di Milano, IT

Program Co-Chairs:
Cat Graves, Hewlett Packard Labs, US
Eishi Arima, ITC University of Tokyo, JP

FURTHER INFORMATION
===================

For further information and updates, check the CF20 website at

www.computingfrontiers.org